Low-loss high-speed speckle reduction using a colloidal dispersion
نویسندگان
چکیده
منابع مشابه
Speckle Reduction Using Stochastic Distances
This paper presents a new approach for filter design based on stochastic distances and tests between distributions. A window is defined around each pixel, samples are compared and only those which pass a goodness-of-fit test are used to compute the filtered value. The technique is applied to intensity Synthetic Aperture Radar (SAR) data, using the Gamma model with varying number of looks allowi...
متن کاملRealistic calculation of the low- and high-density liquid phase separation in a charged colloidal dispersion.
A realistic statistical-mechanics model is applied to describe the repulsive interaction between charged colloids. The latter, in combination with the long-range van der Waals attraction simulated under excess salt environment, gives rise to a total intercolloidal particle potential showing a clear second potential minimum. Differing from the usual Derjaguin-Landau-Verwey-Overbeek (DLVO) model,...
متن کاملLow loss, high-speed single-mode half-disk resonator.
This work proposes a new type of resonator: a single-mode half-disk resonator. Half of the resonator is solid, allowing large electrical or mechanical contacts, and a single-mode operation can be retained. A systematic design method is demonstrated and analyzed. For a 3 μm radius, the simulation predicts an internal Q-factor as high as 2.4×10⁵, and a loaded Q-factor of ~9000 is measured in expe...
متن کاملA High Speed Pairing Coprocessor Using RNS and Lazy Reduction
In this paper, we present a high speed pairing coprocessor using Residue Number System (RNS) and lazy reduction. We show that combining RNS, which are naturally suitable for parallel architectures, and lazy reduction, which performs one reduction for more than one multiplication, the computational complexity of pairings can be largely reduced. The design is prototyped on a Xilinx Virtex-6 FPGA,...
متن کاملTesting High-Speed SoCs Using Low-Speed ATEs
We present a test methodology to allow testing high-speed circuits with low-speed ATEs. The basic strategy is adding an interface circuit to partially supply test data, coordinate sending the test patterns and collecting the signatures. An ILP formulation is presented to globally optimize such coordination in terms of the overall test time and the hardware cost.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Applied Optics
سال: 2013
ISSN: 1559-128X,2155-3165
DOI: 10.1364/ao.52.001168